Hardware Implementation of High Speed RC4 Algorithm in FPGA

Download Now
Provided by: International Journal of Computer Applications
Topic: Storage
Format: PDF
In this paper, the authors present high speed and an area efficient hardware implementation of the RC4 algorithm. The proposed design uses Block RAM (BRAM) implementation to reduce the area and to increase the speed of operation hence throughput. The proposed design uses only one 256 bytes simple dual port RAM for key stream generation and it takes 3 clock cycles per byte. It supports a variable key length of from 1 byte to 256 bytes and achieves 54.8MB/s throughput at 164.6MHz operating frequency.
Download Now

Find By Topic