High Performance and Low Power Asynchronous Data Sampling With Power Gated Double Edge Triggered Flip-Flop

Download Now
Provided by: International Journal of Advanced Technology in Engineering and Science (IJATES)
Topic: Hardware
Format: PDF
Power consumption and energy efficiency is a major role in sequential circuit design. Power gating is a technique that is used to reduce the static power consumption of idle modules. Usage of Dual Edge Triggered Flip-flop (DETFF) is an efficient technique since it consumes the clock frequency and less power than Double Edge Triggered Flip-Flops (DETFF's). Integrating power gating technique with DETFF reduces the power consumption and leakage power further, but it leads to asynchronous data sampling problem. In this paper, two methods have been used to eradicate the asynchronous data sampling problem and their power analysis has been estimated.
Download Now

Find By Topic