High Speed Implementation of 16 & 32 Bit Multiplication in MCMA Block of FIR Filter Using Column Compression Multipliers & Hybrid Adder
Multiplier is one of the key hardware blocks in most digital and high performance systems such as FIR filters, digital signal processors, and multiprocessors. In the proposed paper, the Multiple Constant Multiplication/Accumulation (MCMA) block of FIR filter is implemented using Xilinx 14.1 Simulator. High speed multiplication is performed using column compression multipliers such as Wallace and Dadda multipliers. The column compression multipliers divide the Partial Product Summation Tree (PPST) into two parts so that the column compression can be achieved in parallel independently and reduces to a height of 2 bit column finally.