High Speed Routers Rely on Well Designed Packet Buffers

Provided by: International Journal of Advanced Research in Computer Engineering & Technology
Topic: Mobility
Format: PDF
All packet switches contain packet buffers to hold packets during times of congestion. High-speed routers rely on well-designed packet buffers that support multiple queues, provide large capacity and short response times and suggested combined SRAM/DRAM hierarchical buffer architectures to meet these challenges. This is particularly true for a shared memory switch where the memory needs to operate at times the line rate, where is the number of ports in the system. Even input queued switches must be able to buffer packets at the rate at which they arrive. The authors address these issues by first designing an efficient compact buffer that reduces the SRAM size requirement by (k - 1)/k.

Find By Topic