Hybrid Functional-and Instruction-Level Power Modeling for Embedded and Heterogeneous Processor Architectures

In this paper, the concept of Functional-Level Power Analysis (FLPA) for power estimation of programmable processors is extended in order to model embedded as well as heterogeneous processor architectures featuring different embedded processor cores. The basic FLPA approach is based on the separation of the processor architecture into functional blocks like, e.g. processing unit, clock network, internal memory, etc. The power consumption of these blocks is described by parameterized arithmetic models. By application of a parser based automated analysis of assembler codes the input parameters of the arithmetic functions like e.g. the achieved degree of parallelism or the kind and number of memory accesses can be computed.

Provided by: Reed Business Information Topic: Hardware Date Added: Jan 2007 Format: PDF

Find By Topic