Implementation of ALU using FPGA

In this paper, the authors primarily deals with the construction of Arithmetic Logic Unit (ALU) using Hardware Description Language (HDL) using Xilinx ISE 9.2i and implement them on Field Programmable Gate Arrays (FPGAs) to analyze the design parameters.. ALU of digital computers is an aspect of logic design with the objective of developing appropriate algorithms in order to achieve an efficient utilization of the available hardware. The hardware can only perform a relatively simple and primitive set of Boolean & arithmetic operations and are based on a hierarchy of operations that are built by using algorithms employing the hardware.

Provided by: International Journal of Emerging Trends & Technology in Computer Science (IJETTCS) Topic: Hardware Date Added: Aug 2012 Format: PDF

Find By Topic