Implementation of RSA Cryptosystem Using Verilog

The RSA system is widely employed and achieves good performance and high security. In this paper, the authors use Verilog to implement a 16-bit RSA block cipher system. The whole implementation includes three parts: key generation, encryption and decryption process. The key generation stage aims to generate a pair of public key and private key, and then the private key will be distributed to receiver according to certain key distribution schemes. Data security is achieved after the 64-bit input data are block encrypted by RSA public key. The cipher text can be decrypted at receiver side by RSA secret key. These are simulated in NC LAUNCH and hardware is synthesized using RTL Compiler of CADENCE.

Provided by: International Journal of Scientific & Engineering Research Topic: Security Date Added: May 2011 Format: PDF

Find By Topic