Integrated Modeling and Generation of a Reconfigurable Network-On-Chip

While a communication network is a critical component for an efficient system-on-chip multiprocessor, there are few approaches available to help with system-level architectural exploration of such a specialized interconnection network. In this paper, the authors present an integrated modeling, simulation and implementation tool. A high level description of a network-on-chip can be simulated and converted into VHDL. The system simulation supports multiple instruction-set simulators, and obtains cycle-accurate performance metrics. This way, an optimal network configuration can be determined easily.

Provided by: UCL Business PLC Topic: Networking Date Added: Jan 2013 Format: PDF

Find By Topic