LDPC Encoder Hardware Design for the Next Generation Wireless LAN

Encoder design of Low Density Parity Check codes (LDPC) is a crucial step for the next generation wireless LAN based on IEEE802.11ac. Each IP of LDPC encoder on the market needs to use storage check matrix and other units individually, which often can take up a lot of storage resources. This paper investigates the principle of RU coding and proposes an improved algorithm based on RU to further reduce complexity. At last the authors give the system framework of entire encoder, including the submatrix multiplication schematic diagram, codeword merger unit and LDPC encoder memory, which can provide important, reference for ASIC or FPGA design.

Provided by: AICIT Topic: Hardware Date Added: May 2013 Format: PDF

Find By Topic