International Association for Cryptologic Research
A new technique for combinational logic optimization is described. The technique is a two-step process. In the first step, the nonlinearity of a circuit - as measured by the number of nonlinear gates it contains - is reduced. The second step reduces the number of gates in the linear components of the already reduced circuit. The technique can be applied to arbitrary combinational logic problems, and often yields improvements even after optimization by standard methods has been performed.