Low Power BiCMOS SRAM Using 0.18'm Technology

Rapid advances in the field of very large scale system designs brought memory circuits are continuously regulated and in turn, more number of cells could made possible to integrate on small chip. CMOS technology prove boon to memory circuits, which replaced the most of complex circuits to simpler circuits. But the combination of bipolar junction transistors changes the entire scenario. This paper is to design low power SRAM cell array by using BiCMOS technology. In this paper, BiCMOS technology is used to design SRAM cell using 0.18

Provided by: International Journal of Computer Applications Topic: Storage Date Added: Jun 2013 Format: PDF

Find By Topic