Minimizing the Sub Threshold Leakage for High Performance CMOS Circuits Using Novel Stacked Sleep Transistor Technique
In this paper, the authors present a technique for minimizing sub threshold leakage current using stacked sleep technique. Comparison is made with conventional CMOS, sleepy stack, forced stack, sleepy keeper and the proposed body biased keeper which were analyzed using BSIM 4 model. The proposed paper dissipates lesser static power and lesser delay product compared to the previous technique. An improvement of 1.2X was observed in static power dissipation in comparison with conventional approach, thus maintaining the state of art of the logic in the digital circuit.