Multi-Step Verification Environment for a Chip Design using SoC platform

In this paper the authors presented an efficient verification strategy for the platform based design. A goal of the verification task is to detect all design faults and provide with full verification coverage at the earlier design. The proposed verification strategy employed iterative verification stages. For a case study, this strategy was used in a verification of a modem chip design complying with IEEE 802.11a standard. It was successfully verified the entire design functionality and its interface with 100% coverage in shorter design cycles.

Provided by: International Journal of Engineering Sciences & Research Technology (IJESRT) Topic: Hardware Date Added: Feb 2014 Format: PDF

Find By Topic