Institute of Electrical & Electronic Engineers
Modern architectures exploit task level parallelism to improve their performance in a cost-effective manner. However, task synchronization and management is time consuming and wastes computing resources especially on application-specific architectures, such as DSP. In this paper, the authors propose a smart coprocessor interface that helps to offload the task management job from MPU or DSP. In their simulations, their approach can improve the overall performance of a dual-core platform by 57%. The hardware overhead of the interface is only 1.56% of the DSP core.