University of Bahrain
Networks-on-Chip (NoC) design is a trade-off between cost and performance. To realize the best trade-off between these factors, researchers have recently proposed using network partitioning techniques to customize the NoC architecture according to the application requirements. In this paper, the impact of using partitioning on different NoC metrics; namely, power, area and delay, is analyzed. They present a system-level methodology to evaluate the performance of using partitioning-based architecture customization techniques with NoC. Their methodology is applied onto synthetic traffic as well as a number of real NoC benchmarks with different number of cores.