Next-Generation Performance Counters: Towards Monitoring Over Thousand Concurrent Events

Download Now
Provided by: Institute of Electrical & Electronic Engineers
Topic: Hardware
Format: PDF
The authors present novel performance monitor architecture, implemented in the Blue Gene/PTM supercomputer. This performance monitor supports the tracking of a large number of concurrent events by using a hybrid counter architecture. The counters have their low order data implemented in registers which are concurrently updated, while the high order counter data is maintained in a dense SRAM array that is updated from the registers on a regular basis. The performance monitoring architecture includes support for prevent thresholding and fast event notification, using a two phase interrupt-arming and triggering protocol.
Download Now

Find By Topic