NOCEVE: Network On Chip Emulation and Verification Environment

Provided by: European Design and Automation Association
Topic: Hardware
Format: PDF
In this paper, the authors present NOCEVE an industrial Network-on-Chip (NoC) emulation and verification environment on industrial large scale multi-FPGA emulation platform for billion cycle application. It helps designer to improve system performance by the analysis of traffic distribution and balance through the network on chip. The hardware monitoring network is generated by another commercial NoC design tool. It consists of traffic collectors, which is reconfigurable to collect different traffic information such as packet latency and throughput.

Find By Topic