On-Chip Communication Architecture Exploration for Processor-Pool-Based MPSoC

Download Now
Provided by: Seoul metropolitan government
Topic: Hardware
Format: PDF
MPSoC is evolving towards Processor-Pool (PP)-based architectures, which employ hierarchical on-chip network for inter- and intra-PP communication. Since the design space of PP-based MPSoC is extremely wide, application-specific optimization of on-chip communication is a nontrivial task. This paper presents a systematic methodology for on-chip network design of PP-based MPSoC. The proposed approach allows independent configurations of PPs, which leads to efficient solutions than previous work. Since time-consuming simulation is inevitable to evaluate complicated on-chip network during exploration, the authors do early pruning of design space by a bandwidth analysis technique that considers task execution dependencies.
Download Now

Find By Topic