Packet Delay Estimation Algorithm Against FIFO Waiting for Asymmetric IEEE 1588 System

Provided by: Academy Publisher
Topic: Networking
Format: PDF
Performance in IEEE 1588 synchronization depends on several related factors. Among them, the symmetry of packet delay is the most basic one. But most existing networks could not provide symmetry packet delay between master and slave clocks. From research the authors found that, FIFO waiting during packet transmitting is one of the main reasons that lead the asymmetry. This paper puts forward a packet delay estimation algorithm to select those \"Lucky packets\" which survived from FIFO waiting, attenuating the FIFO waiting effects on IEEE 1588 synchronization.

Find By Topic