Performance Analysis of Full Adder Circuit Using Improved Feed Through Logic

In this paper, performance analysis of full adder circuit has been carried out using improved feedthrough logic design technique which is a novel design technique. This technique is an improvement over already existing FTL. The circuit has been designed using existing high speed feedthrough logic and improved feedthrough logic in both 90nm and 180nm technology using cadence tools and a comparison has been done for power and delay. full adder circuit using improved FTL dissipates 37.9% less than full adder using high speed FTL but delay is increased by 15.13% but the overall power delay product is reduced by 28.5%.

Provided by: International Journal of Computer Applications Topic: Hardware Date Added: Sep 2014 Format: PDF

Find By Topic