Performance Analysis of Modified Lifting Based DWT Architecture and FPGA Implementation for Speed and Power

Provided by: Global Journals
Topic: Hardware
Format: PDF
Demand for high speed and low power architecture for DWT computation have led to design of novel algorithms and architecture. In this paper, the authors design, model and implement a hardware efficient, high speed and power efficient DWT architecture based on modified lifting scheme algorithm. The design is interfaced with SIPO and PISO to reduce the number of I/O lines on the FPGA. The design is implemented on Spartan III device and is compared with lifting scheme logic. The proposed design operates at frequency of 280 MHz and consumes power less than 42mW.

Find By Topic