Performance Analysis of Reconfigurable SRAM Cell for Low Power Applications

The majority of space taken in an integrated circuit is the memory. SRAM design consists of key considerations, such as increased speed, low power and reduced layout area. A cell which is functional at the nominal supply voltage, can fail at a lower voltage. From a system perspective this leads to a higher bit-error rate with voltage scaling and limits the opportunity for power saving. While this is a serious bottleneck for SRAM arrays used for data storage. This paper presents a performance analysis of reconfigurable SRAM cell for low power application.

Provided by: International Journal of Electronics and Computer Science Engineering Topic: Mobility Date Added: Aug 2012 Format: PDF

Find By Topic