Pulsed-Latch-Based Clock Tree Migration for Dynamic Power Reduction

Provided by: National Taiwan University
Topic: Storage
Format: PDF
Minimizing the clock tree has been known as an effective approach to reduce power dissipation in modern circuit designs. However, most existing power-aware clock tree synthesis algorithms still focus on optimizing power in flip-flops, which might have limited power savings. In this paper, the authors explore the pulsed-latch utilization in clock tree synthesis for further power savings. They are the first work in the literature to propose a novel synthesis algorithm to efficiently migrate a flip-flop-based clock tree into a pulsed-latch one. To maintain performance of a clock tree while considering load balance (skew issues) simultaneously, they determine the clock tree topology by the minimum-cost maximum-flow network.

Find By Topic