Reducing Test Power and Improving Test Effectiveness for Logic BIST

Download Now
Provided by: Journal of Semiconductor Technology and Science (JSTS)
Topic: Hardware
Format: PDF
Excessive power dissipation is one of the major issues in the testing of VLSI systems. Many techniques are proposed for scan test, but there are not so many for logic BIST because of its unmanageable randomness. This paper presents a novel low switching activity BIST scheme that reduces toggle frequency in the majority of scan chain inputs while allowing a small portion of scan chains to receive pseudorandom test data. Reducing toggle frequency in the scan chain inputs can reduce test power but may result in fault coverage loss.
Download Now

Find By Topic