International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering (IJIREEICE)
In this paper the authors present the design and implementation of a pipelined 9-bit RISC processor. The various blocks include the fetch, decode, execute and store result to implement 4 stage pipelining. Harvard architecture is used which has distinct program memory space and data memory space. The only load and store is used to communicate with data memory. RISC using pipeline makes CPI as 1 and improves speed of execution. Verilog language is used for coding purpose. The proposed architecture is then simulated using models.