Role of Multiblocks in Control Flow Prediction Using Parallel Register Sharing Architecture

In this paper, the authors present Control Flow Prediction (CFP) in parallel register sharing architecture to achieve high degree of ILP. The main idea behind this concept is to use a step beyond the prediction of common branch and permitting the architecture to have the information about the CFG (Control Flow Graph) components of the program to have better branch decision for ILP. The navigation bandwidth of prediction mechanism depends upon the degree of ILP. It can be increased by increasing control flow prediction at compile time.

Resource Details

Provided by:
International Journal of Computer Applications