SAT-based Capture-Power Reduction for At-Speed Broadcast-Scan-Based Test Compression Architectures

Download Now
Provided by: University of Strathclyde
Topic: Storage
Format: PDF
Excessive power dissipation during VLSI testing results in over-testing, yield loss and heat damage of the device. For low power devices with advanced power management features and more stringent power budgets, power-aware testing is even more mandatory. Effective and efficient test set post-processing techniques based on X-identification and power-aware X-filling have been proposed for external and embedded deterministic test. This work proposes a novel X-filling algorithm for combinational and broadcast-scan-based test compression schemes which have great practical significance. The algorithm ensures compressibility of test cubes using a SAT-based check.
Download Now

Find By Topic