STREX: Boosting Instruction Cache Reuse in OLTP Workloads Through Stratified Transaction Execution

OnLine Transaction Processing (OLTP) workload performance suffers from instruction stalls; the instruction footprint of a typical transaction exceeds by far the capacity of an L1 cache, leading to ongoing cache thrashing. Several proposed techniques remove some instruction stalls in exchange for error-prone instrumentation to the code base, or a sharp increase in the L1-I cache unit area and power. Others reduce instruction miss latency by better utilizing a shared L2 cache. SLICC, a recently proposed thread migration technique that exploits transaction instruction locality, is promising for high core counts but performs sub-optimally or may hurt performance when running on few cores.

Provided by: Association for Computing Machinery Topic: Developer Date Added: Apr 2013 Format: PDF

Find By Topic