Provided by: International Journal of Computer Applications
Date Added: Aug 2013
In this paper, a Super-Fast Low-Power (SFLP) Static Random Access Memory (SRAM) cell has been proposed. The SFLP cell contains two tail transistors in the pull-down path of the respective inverter to minimize the write power consumption The cell is simulated in terms of speed, power and read stability. The simulated results show that the read and write power of the proposed cell is reduced up to 38% and 55% at 1.2 V respectively and cell achieves 2.2x higher read Static Noise Margin (SNM) compared to the conventional 6T SRAM cell.