Task Mapping on NoC-Based MPSoCs With Faulty Tiles: Evaluating the Energy Consumption and the Application Execution Time

Provided by: Institute of Electrical & Electronic Engineers
Topic: Hardware
Format: PDF
The use of spare tiles in a Network-on-Chips (NoCs) based multi-processor chip can improve the yield, reducing the cost of the chip and maintaining the system functionality even if the chip is defective. However, the impact of this approach on application characteristics, such as energy consumption and execution time, is not documented. For instance, on one hand the application tasks might be mapped onto any tile of a defect-free chip. On the other hand, a chip with a defective tile needs special task mapping that avoid fault tiles. This paper presents a task mapping aware of faulty tiles, where an alternative task mapping can be generated and evaluated in terms of energy consumption and execution time.

Find By Topic