Test Architecture Design and Optimization for Three-Dimensional SoCs

Download Now
Provided by: Chinese University of Hong Kong
Topic: Hardware
Format: PDF
Core-based System-on-Chips (SoCs) fabricated on Three-Dimensional (3D) technology are emerging for better integration capabilities. Effective test architecture design and optimization techniques are essential to minimize the manufacturing cost for such giga-scale integrated circuits. In this paper, the authors propose novel test solutions for 3D SoCs manufactured with die-to-wafer and die-to-die bonding techniques. Both testing time and routing cost associated with the test access mechanisms in 3D SoCs are considered in their simulated annealing-based technique. Experimental results on ITC'02 SoC benchmark circuits are compared to those obtained with two baseline solutions, which show the effectiveness of the proposed technique.
Download Now

Find By Topic