Test Data Compression Using Variable Prefix Run Length (VPRL) Code

Provided by: Iosrjournals
Topic: Hardware
Format: PDF
One of the major challenges in testing a System-on-Chip (SoC) is dealing with the large test data volume and large scan power consumption. To reduce the volume of test data, several test data compression techniques have been proposed. This paper presents a new test data compression scheme, which reduces test data volume for a System-on-Chip (SoC). The proposed approach is based on the use of MT (Minimum Transition) fill technique and Variable Prefix Run Length (VPRL) codes for test data compression.

Find By Topic