Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture

Download Now
Provided by: Carnegie Mellon University
Topic: Storage
Format: PDF
The capacity and cost-per-bit of DRAM have historically scaled to satisfy the needs of increasingly large and complex computer systems. However, DRAM latency has remained almost constant, making memory latency the performance bottleneck in today's systems. The authors observe that the high access latency is not intrinsic to DRAM, but a trade-off made to decrease cost-per-bit. To mitigate the high area overhead of DRAM sensing structures, commodity DRAMs connect many DRAM cells to each sense-amplifier through a wire called a bitline.
Download Now

Find By Topic