Timing analysis is key factory before and after every physical designing of block level or chip level design. Timing analysis is a method of verifying the timing performance of a design by checking for all possible timing violations in all possible paths. Determining the operating points as well as the delays of integrated circuits using static timing analysis. This approach is considered superior to testing the design with input vectors. It is much faster because not necessary to simulate the logical operation.