International Journal of Computer Applications
Today, in the world of ASICs and System-on-Chip (SoC) designs which consists of millions of transistors and gates, verification is the process which consumes most of design efforts and time. One of the major stresses for the verification engineer is to verify the given design in best possible manner. For this the user needs to cover almost all the hidden corners cases by applying various real time test cases. This paper will assist the verification engineers to understand the flow of verification environment for packet switch IP.