(MAR), (decoded ROM) & Interrupt latency

3 questions i could do with answering pleeze.
1. why does a CPU need an MAR as well as a PC?
2. why is it necessary for the ROM to be decoded at the top of the address space?
3. what does ‘interrupt latency’ really mean? and why is it important in a real time system??

thanx