Design of Area Optimized, Low Power, High Speed Multiplier Using Optimized PDP Full Adder - TechRepublic

Design of Area Optimized, Low Power, High Speed Multiplier Using Optimized PDP Full Adder

Last Updated: February 12, 2022 Format: PDF

Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in the general purpose processors. Now-a-days, there are an increasing number of portable applications requiring small-area, low power and high throughput circuitry. The circuits with low power consumption become the major issues for the design of microprocessor and system components. The adders and multipliers are the basic elements to construct the ASIC applications.

Explore More Resources

Search Resources

Search to explore resources