A High-Speed Pipelined Design for CRC-8 ATM-HEC Circuit and a Comparative Study with Its Parallel and Serial Counterparts

The Cyclic Redundancy Check (CRC) can be termed as a “Sophisticated check sum”. The Linear Feedback Shift Registers (LFSRs) play a key role in the calculation of the CRC. A simple circuit based on LFSR performs the CRC calculation by means of managing one bit at time. The CRC circuit design can be proposed by implementation of serial design or parallel or pipelining. This paper puts forth the comparison results of all the three design possibilities of CRC-8 ATM HEC.

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Resource Details

Provided by:
International Journal of Advanced Research in Computer and Communication Engineering (IJARCCE)
Topic:
Hardware
Format:
PDF