Design and simulation of 16 Bit UART Serial Communication Module Based on VHDL

In this paper the authors describe the design of UART (Universal Asynchronous Receiver Transmitter) based on VHDL. As UART is consider as a low speed, low cost data exchange between computer and peripherals. To overcome the problem of low speed data transmission, a 16 bit UART is proposed in this paper. It works on 9600bps baud rate. This will result in increased the speed of UART. Whole design is simulated with Xilinx ISE8.2i software and results are completely consistent with UART protocol.

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Resource Details

Provided by:
International Journal of Emerging Technology and Advanced Engineering (IJETAE)
Topic:
Hardware
Format:
PDF