Design and Simulation of a Low Power Viterbi Decoder using Constraint Length Nine

Viterbi decoder is the dominant module to determining the power consumption of the system. High speed and low power design of Viterbi decoder with data rate1/2 and convolution encoding with a constraint length K