Design and Simulation of Output Queuing with the Middle Stage Buffered (OQMB) Clos Packet Switching Network

Clos network, a family of multistage networks, are attractive alternative for constructing scalable packet switches because of its distributed and modular design. The clos packet switching networks are the next step in scaling current crossbar switches to large number of ports. This paper presents the design and simulation of buffer less-buffered-buffered – Clos packet switching network architecture. This paper proposes a novel the Output Queuing with the Middle stage Buffered (OQMB) Clos packet switching architecture that does not need any schedulers. This architecture employs an ID matching with OQMB packet switching and Desynchronize Static Round Robin (DSRR) scheme to achieve maximum throughput under any admissible traffic.

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Subscribe to the Innovation Insider Newsletter

Catch up on the latest tech innovations that are changing the world, including IoT, 5G, the latest about phones, security, smart cities, AI, robotics, and more. Delivered Tuesdays and Fridays

Resource Details

Provided by:
International Journal of Computer Applications
Topic:
Hardware
Format:
PDF