design and verify the MIPS Single-cycle processor

you are required to design this in verilog.the task are chip specification and micro-architechural level design development.I am doing the i-memory and d-memory that part.can anybody help