Regarding level 2 cache, what is meant by back end bus or front end bus?
Is the cache data accessed differently with the newer Pentium processors?
Thanks for your help.
Tony
