The design of specialized accelerators is essential to the success of many modern systems-on-chip. Electronic system-level design methodologies and high-level synthesis tools are critical for the efficient design and optimization of an accelerator. Still, these methodologies and tools offer only limited support for the optimization of the memory structures, which are often responsible for most of the area occupied by an accelerator. To address these limitations, the authors present a novel methodology to automatically derive the memory sub-systems of SoC accelerators. Their approach enables compositional design-space exploration and promotes design reuse of the accelerator specifications.